

## Features

- Dynamic range: 117 dB (20 - 20kHz)
- Excellent THD performance:  
THD < -110 dBFS
- Low out-of-band-noise (OOBN): -60 dBFS
- Good matching properties
- Robust against clock jitter
- Insensitive to inter symbol interference (ISI)
- Multi-bit advantages with a single bit modulator
- Silicon proven in CMOS 0.14  $\mu\text{m}$
- Differential current outputs
- High output compliance: no direct need for buffer
- Area: 0.75 mm<sup>2</sup> per channel

## Applications

- High accuracy digital-to-analog conversion with low OOBN
- Signal generation for class-D and class-AB amplifiers
- Audio subsystem
- Makes a complete audio front-end system in combination with up-sampling filters and digital audio interface

## Description

The AXIOM\_PULLFIRDAC is a high accuracy sigma-delta digital-to-analog converter. The low out-of-band-noise (OOBN) down to -60dBFS makes the converter ideally suited for application with strict OOBN requirements. The PWM modulator is a special type of 1-bit sigma-delta modulator that produces a pulse width modulated (PWM) signal with a fixed repetition frequency. A fixed repetition rate makes the output signal insensitive to non-linear inter symbol interference (ISI).

The semi-digital FIR filter topology of the FIRDAC makes the FIRDAC behave as a multi-bit DAC. This gives the converter its excellent OOBN and makes the system robust against clock jitter and other error sources typically associated with 1-bit converters while maintaining excellent THD and good matching properties.

The AXIOM\_PULLFIRDAC is ideally suited for digital-to-analog conversion in front of (analog) class-D or class-AB amplifiers. In addition this IP is delivered together with up-sampling / interpolation filters as signal pre-processing. The design and layout of the FIRDAC is a highly automated process, easy to scale and good portable to several CMOS technologies.




Figure 1 – Block diagram of the FIRDAC IP

## Specifications

### Default test conditions

|  |        |
|--|--------|
| Supply voltage ( $V_{DDA}$ & $V_{DDD}$ ) | 1.8 V  |
| Reference voltage ( $V_{OUTCM}$ )        | 1.6 V  |
| Sample rate (fs)                         | 96 kHz |
| Ambient temperature (T)                  | 25 °C  |

| PARAMETER              | DESCRIPTION  | MIN  | TYP  | MAX  | UNITS           |
|------------------------|--|------|------|------|-----------------|
| <b>TECHNOLOGY</b>      |  |      |      |      |                 |
| XFAB XP018             | 0.18μm CMOS technology, options:<br>Low Power 1.8V<br>5.0 Volt MOS<br>3 Thin Metals<br>Top & Thick Metal:METTP & METTPL<br>TECH CODE: "1233"<br>PDK version 3.0.2<br>Corelib version 1.0<br>Assura version 3.0.3 |      | 0.18 |      | μm              |
| Area                   | Analog area of one channel   |      | 0.4  |      | mm <sup>2</sup> |
|                        | Analog area of two channels including reference diode and decap  |      | 1.1  |      |                 |
|                        | Area including two channels, reference diode, digital modulator and interpolation filter   |      | 1.5  |      |                 |
| <b>TEMPERATURE</b>     |  |      |      |      |                 |
| T <sub>OP</sub>        | Functional operating temperature<br>full performance<br>functional   | 0    | 25   | 85   | °C              |
|                        |  | 0    |      | 125  |                 |
| <b>ELECTRICAL</b>      |  |      |      |      |                 |
| V <sub>DDA</sub>       | Analog supply voltage <sup>1</sup>   | 1.65 | 1.8  | 1.95 | V               |
| V <sub>DDD</sub>       | Digital supply voltage <sup>1</sup>  | 1.65 | 1.8  | 1.95 | V               |
| I <sub>PDA</sub>       | Power down current <sup>2</sup>  |      | 1    |      | μA              |
| I <sub>PDD</sub>       | Power down current <sup>2 3 4</sup>  |      | 11   |      | nA              |
| I <sub>DDA/CH</sub>    | Analog supply current per channel  |      | 2.6  |      | mA              |
| I <sub>DDD/CH</sub>    | Digital supply current per channel <sup>4 5</sup>  |      | 3.4  |      | mA              |
| I <sub>FIRDAC/CH</sub> | FIRDAC differential signal current   | -4.4 |      | 4.4  | mA <sub>p</sub> |
|                        | FIRDAC single-ended output current <sup>6</sup>  | 1.0  | 3.2  | 5.4  |                 |
| I <sub>BIAS</sub>      | Reference current input <sup>7</sup>   |      | 0.1  |      | mA              |
| V <sub>OUTCM</sub>     | Common mode output voltage   | 1.2  | 1.6  | 1.8  | V               |

<sup>1</sup> Devialet applies external voltage regulators of (3v3 and) 1v8 to provide the supply for the DAC. The regulator voltage is expected to have a maximum deviation of 5%

<sup>2</sup> Not a key specification to Devialet, could be adjusted if required

<sup>3</sup> Clock inputs clk and sck must be inactive for power-down

<sup>4</sup> Estimated by Cadence Encounter 14.21-s062\_1

<sup>5</sup> Analyzed with 192 kHz sample rate. Test signal input for internal net activity estimation : sine wave at 10 kHz with an amplitude of -1.4dBFS.

<sup>6</sup> Preferred output current to match first generation ASIC, higher value than minimal required current

min = I<sub>REF</sub>\*(1-1/BO)/2, typ = I<sub>REF</sub>/2, max = I<sub>REF</sub>\*(1-(1-1/BO)/2)

<sup>7</sup> Provided by Devialet, requires external filtering to enable SINAD requirements

| INPUTS  |   |             |  |       |                       |
|---|---|-------------|--|-------|-----------------------|
| f <sub>s</sub>  | Input sample rate <sup>8</sup>  |             | 96<br>192                              |       | kHz                   |
| f <sub>SCK</sub>  | I <sup>2</sup> S clock frequency<br>f <sub>s</sub> = 96kHz<br>f <sub>s</sub> = 192kHz   |             | 64*f <sub>s</sub><br>6.144<br>12.288   | 12.5  | kHz<br>MHz<br>MHz     |
| f <sub>CLK</sub>  | System clock frequency<br>f <sub>s</sub> = 96kHz<br>f <sub>s</sub> = 192kHz   |             | 256*f <sub>s</sub><br>24.576<br>49.152 | 50    | kHz<br>MHz<br>MHz     |
| f <sub>PWM</sub>  | PWM frequency   |             | f <sub>CLK</sub> /16                   |       | Hz                    |
| j <sub>TOL</sub>  | Jitter tolerance <sup>9</sup>   |             |  | 1.5   | nSRMS                 |
| N   | Input data word-length (I <sup>2</sup> S) <sup>10</sup>   | 24          | 24                                     |       | bits                  |
| PERFORMANCE   |   |             |  |       |                       |
| DR  | Dynamic Range <sup>11</sup><br>(20Hz-20kHz, -60dBS input)<br>Un-weighted<br>A-weighted <sup>12</sup>                                      | 116<br>>116 | 117                                    |       | dB<br>dBA             |
| SINAD <sub>MAX</sub><br>A.K.A. SNDR <sub>MAX</sub><br>or -(THD+N) | Signal to Noise And Distortion ratio <sup>13</sup><br>with 1kHz input<br>Un-weighted<br>A-weighted<br>10kHz input<br>100Hz input          |             | 110<br>>110<br>110<br>110              |       | dB<br>dBA<br>dB<br>dB |
| OOBN  | Integrated out-of-band-noise <sup>14</sup>  |             | -60                                    |       | dBFS                  |
| GD  | Digital gain from PCM input to PWM output   |             | -0.27                                  |       | dB                    |
| G   | Overall gain from PCM input to DAC output <sup>15</sup>   |             | 6.2/(2 <sup>23</sup> -1)               |       | mA/LSB                |
| ΔG  | Inter-channel gain variation  |             |  | 0.1   | dB                    |
| BO  | Back-off margin <sup>16</sup>   | 1.13        |  | 2.73  | dB                    |
| X <sub>TALK</sub>   | Channel Crosstalk   | -100        |  |       | dB                    |
| R <sub>P</sub>  | Digital pass-band ripple from 20Hz to 20kHz   |             |  | 0.005 | dB                    |
| R <sub>F</sub>  | Overall pass-band roll-off<br>@ DC<br>@ 20kHz, f <sub>s</sub> =96kHz<br>@ 40kHz, f <sub>s</sub> =96kHz<br>@ 40kHz, f <sub>s</sub> =192kHz |             | -0.27<br>-0.77<br>-2.67<br>-0.77       |       | dB                    |

<sup>8</sup> Two input sample rates are supported

<sup>9</sup> Amount of white cycle-to-cycle jitter that gives 3dB decrease of dynamic range

<sup>10</sup> Left-Justified, channel select low = left channel, high = right channel, with one bit-clock delay, see Figure 8

<sup>11</sup> Test condition: SNR measurement with -60dBFS input, integrated noise bandwidth from 20Hz to 20kHz; DR = SNR+60dB.

<sup>12</sup> For this measurement an A-weighting filter has been applied

<sup>13</sup> SINAD<sub>MAX</sub> is given as the maximum obtainable SINAD for an input frequency of 1kHz

<sup>14</sup> Integrated over a band from 20kHz to 500kHz, Devialet probably will use passive filter as well therefore this isn't a required specification

<sup>15</sup> A 100% modulated PWM output results in 6.4mA<sub>p</sub> differential output current. The interpolation filter has a gain of -0.27dB so a full scale digital input sinewave has 6.4mA\*10<sup>-4</sup>(-0.27/20)= 6.2mA output

<sup>16</sup> Margin required to keep the PWM modulator stable without invoking its limiters limiting performance is -1.4dB. 0.27dB of this margin is already implemented in the interpolation filter gain, the rest of the attenuation needs to be implemented externally by the customer. The BO margin can be increased to e.g. 3dB to trade off higher full-scale performance versus noise performance.

|     |   | @ 80kHz, f <sub>s</sub> =192kHz | -2.67 |      |
|-----|---|---------------------------------|-------|------|
| PSR | Power supply rejection <sup>17</sup><br>(with -60dBFS 1kHz input) |                                 |       |      |
|     | 1.5kHz 200mV <sub>PP</sub> at V <sub>DDA</sub>                    |                                 | -100  | dBFS |
|     | 19.5kHz 200mV <sub>PP</sub> at V <sub>DDA</sub>                   |                                 | -100  | dBFS |
|     | 766.5kHz 200mV <sub>PP</sub> at V <sub>DDA</sub>                  |                                 | <-110 | dBFS |

Table 1 – Specifications of the FIRDAC

## Port list

### Port list of complete system

| PORTNAME              | WIDTH | DIRECTION | DESCRIPTION   |
|-----------------------|-------|-----------|---|
| sck                   | 1     | input     | I <sup>2</sup> S input: continuous serial clock also referenced as bitclock   |
| ws                    | 1     | input     | I <sup>2</sup> S input: word select used to select between left and right channel   |
| sd                    | 1     | input     | I <sup>2</sup> S input: serial data representing the audio content  |
| clk                   | 1     | input     | System clock used for digital processing  |
| ioutlp                | 1     | output    | DAC output current (positive side of the differential output of left channel)   |
| ioutln                | 1     | output    | DAC output current (negative side of the differential output of left channel)   |
| ioutrp                | 1     | output    | DAC output current (positive side of the differential output of right channel)  |
| ioutrn                | 1     | output    | DAC output current (negative side of the differential output of right channel)  |
| gnda                  | 1     | input     | Analog ground   |
| gndd                  | 1     | input     | Digital ground  |
| vdda_1v8              | 1     | input     | 1.8V analog supply voltage  |
| vddd_1v8              | 1     | input     | 1.8V digital supply voltage   |
| iref                  | 1     | input     | Reference current input for the FIRDAC  |
| iref_gnd              | 1     | output    | Reference current source ground pin for external filtering, <b>not to be connected to other ground potentials like gnda or gndd</b>                                 |
| reset_n               | 1     | input     | Digital reset signal<br>reset_n = 0: defining a differential zero output<br>reset_n = 1: reading in digital input data (sd)   |
| enable                | 1     | input     | Digital input to enable PULLFIRDAC  |
| testmode              | 3     | input     | Digital input to enable and select digital test modes routed to DTB<br>see Table 7 for the testmode descriptions  |
| dtb_in <sup>18</sup>  | 2     | input     | Digital test bus input, soft pull down expected on external pins  |
| dtb_out <sup>18</sup> | 2     | output    | Digital test bus output, soft pull down expected on external pins   |
| dtb_dir <sup>18</sup> | 2     | output    | Digital signal wires to set the direction of the bi-directional DTB I/O cells:<br>low(0): DTB I/O cell is output<br>high(1): DTB I/O cell is (high-impedance) input |

Table 2 – Port function description

- DTB can be used to bypass the PWM modulator and control the FIRDAC switches directly
- ATB is not required on this level, but could be implemented on chip level in order to test and control the reference current (already available with the implemented external filtering of iref and iref\_gnd with a 100uF capacitor) and FIRDAC outputs
- Depending on the implementation target of choice some ports can change name or be omitted, current port list assumes ASIC integration of the analog and digital IP

<sup>17</sup> PSR is simulated to be well below these numbers on subblocks. A full toplevel extraction performance simulation is not feasible to determine the expected PSR. Note that a previous version of the PULLFIRDAC has measured performance at similar levels.

<sup>18</sup> The indices of dtb\_in, dtb\_out and dtb\_dir correspond to each other, e.g. dtb\_in[0], dtb\_out[0] and dtb\_dir[0] connect to a single I/O cell.

**Port list of digital part**

| PORTNAME         | WIDTH | DIRECTION | DESCRIPTION  |
|------------------|-------|-----------|--|
| sck              | 1     | input     | I <sup>2</sup> S input: continuous serial clock also referenced as bitclock  |
| ws               | 1     | input     | I <sup>2</sup> S input: word select used to select between left and right channel<br>ws=0: channel 1 (left)<br>ws=1: channel 2 (right)             |
| sd               | 1     | input     | I <sup>2</sup> S input: serial data representing the audio content   |
| clk              | 1     | input     | System clock used for digital processing   |
| gndd             | 1     | input     | Digital ground   |
| vddd_1v8         | 1     | input     | 1.8V digital supply voltage  |
| reset_n          | 1     | input     | Digital reset signal<br>reset_n = 0: defining a differential zero output<br>reset_n = 1: reading in digital input data (sd)                        |
| enable           | 1     | input     | Digital input to enable PULLFIRDAC   |
| testmode         | 3     | input     | Digital input to enable and select digital test modes routed to DTB<br>see <b>Error! Reference source not found.</b> for the testmode descriptions |
| dtb_in           | 2     | input     | Digital test bus input, soft pull down expected on external pins   |
| dac_left_scan    | 1     | input     | Non-inverted FIR-chain return (left) connected to analog   |
| dac_left_scan_n  | 1     | input     | Inverted FIR-chain return (left) connected to analog   |
| dac_right_scan   | 1     | input     | Non-inverted FIR-chain return (right) connected to analog  |
| dac_right_scan_n | 1     | input     | Inverted FIR-chain return (right) connected to analog  |
| pwm_left         | 1     | output    | Non-inverted PWM signal for left channel connected to analog   |
| pwm_left_n       | 1     | output    | Inverted PWM signal for left channel connected to analog   |
| pwm_right        | 1     | output    | Non-inverted PWM signal for right channel connected to analog  |
| pwm_right_n      | 1     | output    | Inverted PWM signal for right channel connected to analog  |
| enable_out       | 1     | output    | Copy of enable connected to analog   |
| reset_out_n      | 1     | output    | Copy of reset_n connected to analog  |
| clk_out          | 1     | output    | Copy of clk connected to analog  |
| dtb_out          | 2     | output    | Digital test bus output, soft pull down expected on external pins  |
| dtb_dir          | 2     | output    | Digital signal wires to set the direction of the bi-directional DTB IO   |

Table 0-3: Port function description of digital part

**Port list of analog part**

| PORTNAME   | WIDTH | DIRECTION | DESCRIPTION   |
|------------|-------|-----------|---|
| vdda_1v8   | 1     | input     | 1.8V analog supply voltage  |
| gnda       | 1     | input     | Analog ground   |
| data_inlp  | 1     | input     | Non-inverted PWM signal for left channel coming from to digital   |
| data_inln  | 1     | input     | Inverted PWM signal for left channel coming from to digital   |
| data_inrp  | 1     | input     | Non-inverted PWM signal for right channel coming from to digital  |
| data_inrn  | 1     | input     | Inverted PWM signal for right channel coming from to digital  |
| iref       | 1     | input     | Reference current input for the FIRDAC  |
| iref_gnd   | 1     | output    | Reference current source ground pin for external filtering, <b>not to be connected to other ground potentials like gnda or gndd</b>             |
| clk        | 1     | input     | Clock coming from digital   |
| reset_n    | 1     | input     | Digital reset signal coming from digital<br>reset_n = 0: defining a differential zero output<br>reset_n = 1: reading in digital input data (sd) |
| enable     | 1     | input     | analog input to enable PULLFIRDAC coming from digital   |
| ioutlp     | 1     | output    | DAC output current (positive side of the differential output of left channel)   |
| ioutln     | 1     | output    | DAC output current (negative side of the differential output of left channel)   |
| ioutrp     | 1     | output    | DAC output current (positive side of the differential output of right channel)  |
| ioutrn     | 1     | output    | DAC output current (negative side of the differential output of right channel)  |
| scan_outlp | 1     | output    | Non-inverted FIR-chain output (left) connected to digital   |
| scan_outln | 1     | output    | Inverted FIR-chain return (left) connected to digital   |
| scan_outrp | 1     | output    | Non-inverted FIR-chain return (right) connected to digital  |
| scan_outrn | 1     | output    | Inverted FIR-chain return (right) connected to digital  |

Table 0-4: Port function description of analog part

### Measured Performance

The following measurements are performed on the previous PULLFIRDAC connected with resistors to the supply used as current to voltage converters. The measurement equipment used is a Rhode & Schwarz UPL audio analyzer. These figures are used only for illustration purposes since the new PULLFIRDAC has improved specifications. When the silicon is characterized these figures will be updated.




Figure 2 – Output spectrum of the FIRDAC with a single tone @ 1kHz 0dBFS. THD < -110 dBFS.




Figure 3 – Output spectrum of the FIRDAC with a single tone of 1kHz




Figure 4 – Two-tone intermodulation 1kHz and 1.2kHz; both input tones at -20dBFS. Intermodulation tone hardly detectable @ 800 Hz.




Figure 5 – SINAD vs. input fraction; no weighting filter (irregularity @input 0.12 due to range switching of the audio analyzer)

## Application

### FIRDAC as input DAC for Devialets ADH® power amplifier

The AXIOM\_PULLFIRDAC IP is used for application in the DVT2/ADH2.0 (2<sup>nd</sup> generation) ASIC of Devialet. It provides a digital input to the ADH® amplifier by means of digital-to-analog conversion. A block schematic overview is shown in Figure 6. The first stage in the signal chain contains a digital serial audio interface, in an I2S-like format. The following digital DAC processing stage contains an IIR filter to up-sample the input from  $1f_s$  (96kHz or 192kHz) to the preferred oversampling ratio of  $256f_s$  for the 1-bit PWM  $\Sigma\Delta$  modulator. The actual D/A conversion takes place at the DAC stage where the FIRDAC converts the PWM signal to a multi-bit like analog signal with build in semi-digital FIR filtering. Volume control and mute can be implemented (by Devialet) on system level.

### Advantages compared to traditional converters

Compared to a system with a traditional converter this system comes with the following advantages:

- Low out-of-band noise (OOBN) without the need of a separate low-pass filter due to the low pass filtering nature of the FIRDAC
- Robust against clock jitter and other error sources which are typically associated bit 1-bit converters
- The special type of PWM modulator makes the system insensitive to inter symbol interference (ISI)
- Excellent THD and good matching properties
- Usually  $1/f$  noise of a fixed current source is present in the output or needs to be cancelled by chopping. The FIRDAC inherently has a “chopping-like” behavior because of its switching current sources
- Since both differential input signal and bias signal for the amplifier are controlled by the FIRDAC, pop-free start-up can be simplified.




Figure 6 – System overview of the FIRDAC IP for an analog class-D power amplifier

The DAC is to be integrated in the DVT2/ADH2.0 ASIC and is therefore optimized and designed into the input stage of the linear amplifier. In doing so the current consumption is reduced and system level performance boosted with respect to the 1<sup>st</sup> generation ASIC which used external data converters. Figure 7 shows how the AXIOM\_PULLFIRDAC is applied in the input stage.




Figure 7 – AXIOM\_PULLFIRDAC applied in the input stage of the linear amplifier

## Audio Data Interface

The PULLFIRDAC IP follows a fixed, particular form of the Philips I<sup>2</sup>S data format [PHIL1986] (see Figure 8), in which the two channels are multiplexed on a single serial line. The interface employs three input signals: sck (bit clock), ws (left/right word select) and sd (serial data). The state of the ws and sd signals is latched internally on the rising edge of sck.

Compared to I<sup>2</sup>S as defined in the standard [PHIL1986], the following restrictions apply to the data format:

- The PULLFIRDAC acts as a slave, i.e. sck and ws are both inputs
- All words must be at least 24 bits long, but only 24 bits are actually used and additional bits are ignored
- Data words should be left justified, so the MSB is received one sck cycle after a change of ws is received
- A complete frame consists of a left-channel word followed by a right-channel word




Figure 8 – Audio data interface specification (I<sup>2</sup>S) [PCM1794A]

Timing quantities for the interface are illustrated in Figure 9 and the allowed values are specified in Table 5.

The I<sup>2</sup>S bit clock (sck) must be synchronous to the master/system clock (clk), hence the PULLFIRDAC contains a single clock domain. The allowed delay between the two clocks is illustrated in Figure 10 and specified in Table 5.

As is the case for all digital inputs, the internal circuitry connected to the I<sup>2</sup>S inputs is designed to be driven by the Q output of a BUJILLX1 buffer cell in the X-FAB XP018 technology.




Figure 9 – Audio data interface timing




Figure 10 – Definition of clk-to-sck delay

| PARAMETER        | DESCRIPTION                                | MIN   | MAX   | UNITS |
|------------------|--|-------|-------|-------|
| t <sub>SCY</sub> | sck pulse cycle time                       | 80    | -     | ns    |
| t <sub>SCL</sub> | sck pulse low duration                     | 40    | -     | ns    |
| t <sub>SCH</sub> | sck pulse high duration                    | 40    | -     | ns    |
| t <sub>DS</sub>  | ws and sd setup time                       | 0.83  | -     | ns    |
| t <sub>DH</sub>  | ws and sd hold time                        | 1.02  | -     | ns    |
| t <sub>CTS</sub> | clk-to-sck delay                           |       |       |       |
|                  | Worst case <sup>19</sup>                   | -0.65 | 15.34 | ns    |
|                  | Typical operating conditions <sup>20</sup> | -0.71 | 17.47 |       |

Table 5 – Audio data interface timing

<sup>19</sup> V<sub>DD</sub> = 1.62V, T = 125°C, slow process corner

<sup>20</sup> V<sub>DD</sub> = 1.8V, T = 25°C, typical process corner

## Delivery

The IP deliverables consist among other of a GDS file, a RTL code, a behavioral model, a netlist and a datasheet with integration documentation. The product is delivered as two parts. The first part is the

GDS2 file that containing the analog toplevel. The second part (digital) is delivered as RTL code and additional a constraint file is added.

| VIEW               | FILE TYPE            | DESCRIPTION   |
|--------------------|----------------------|---|
| Behavioral model   | Verilog-A / Simulink | Behavioral model of the IP which can be used for simulation purposes  |
| Netlist            | CDL                  | Netlist for LVS checks and simulation   |
| Schematic          | OA                   | OpenAccess database with schematics and symbols   |
| Layout             | GDS2/OA              | Layout database of the analog and digital sections  |
| Abstract           | OA                   | Abstract view with layout boundaries and pinning information  |
| Checks             | DRC/LVS/ANT          | Verification checks results performed on the layout Sign off tool Assura / PVS (Devialet uses Calibre, XFAB sign off tool seems Assura) |
| RTL                | VHDL                 | VHDL code   |
| Timing & interface | SDF & .V             | Timing details and interface information  |
| Documentation      | PDF                  | Datasheet / specifications / integration information  |

Table 6 – Deliverables of the IP

## Integration requirements

### Start-up behavior

To avoid “popping” of the system into which the PULLFIRDAC is integrated, any stage connected to the output of the PULLFIRDAC should be enabled no sooner than 325 cycles of clk after the reset\_n input was deasserted or the enable input was asserted (whichever occurred last). Before this, the differential output of the PULLFIRDAC can exhibit small current pulses.

### Digital IP

#### Deliverables

The digital IP is delivered as RTL code. Synthesize and place and route will be done by Devialet since the digital will be added to the digital part of Devialet.

### Analog IP

#### Deliverables

The analog IP will be delivered as GDS2 layout view, which can be included in the toplevel chip design as such. The CDL netlist can be used for LVS checks. The DAC includes dummy cells at the edges in order to be less sensitive to the immediate surroundings of the layout. Nevertheless it is advised to include some

kind of shield for isolation at the boundaries as well. This can be included in the IP GDS2 or could be done during integration. For the analog IP the shield is inserted in the IP GDS2. It is advised to shield the capp and capn lines on toplevel from the digital.

#### Reference input (*iref*)

The reference input terminal (*iref*) will be externally filtered with a large capacitor (~100uF) to lower the noise contribution of the bandgap reference. The capacitor has to be placed to isolate and filter the gate-source of the reference diode by connecting to the pins *iref* and *iref\_gnd*. Note that the *iref\_gnd* node is not to be connected to any other ground potential since it is not supposed to carry any signal. The ESD cell protecting the *iref* pin is expected to have no ESD series resistance. The possibilities with respect to omitting the ESD series resistance are also discussed with Alexandre Huffenus (Devialet) and Markus Frank (X-FAB). For implementation details is referred to these email conversations. It is also recommended to ask X-FAB (ESD experts) to review the chosen and implemented ESD strategy before tape out and have a close look at the connected analog devices like the reference diode. In order keep the wiring resistance and the potential pollution of the reference input low it is recommended to place the *iref* pin close to the IP. In order to minimize the crosstalk from the amplifier outputs to the reference pin (which would cause harmonic

distortion), it is advised to choose the pinout carefully, potentially separate or shield the pins with e.g. ground pins or locate the amplifier output pins symmetrically around the reference pin. A review by Teledyne DALSA of the pinout and in a later stage the toplevel layout is recommended.

**Toplevel connections**

In Figure 11 the layout of the AXIOM\_PULLFIRDAC can be found. The orientation in the database is 90 degrees counter clockwise from this orientation. In that case the left channel is at the top. In the left and right bottom the outputs can be found in METTPL (highest metal layer). A more detailed view can be found in Figure 12. The outputs are placed in METTPL to get the lowest possible resistance connection to the I/V converter. On both sides of the outputs there is a shielding with ground\_ref. If these outputs need to cross other lines at toplevel, it is advised to make a shield in METTP (1 metal layer under METTPL). Furthermore, it is important that the delta resistance between the 2 output lines is as low as possible (ideally 0 Ohm). Delta resistance will introduce ISI. Advised is to connect the feedback connection of the magic-wire, that is controlling the output voltage of the pullfirdac, at the output of the pullfirdac and not at the input side of the I/V converter. This is advised to minimize the influence of the output line resistance on the THD.

For lowering the noise contribution of the bandgap reference an external capacitance is used. The capacitance connections are made in multiple metal layers to get a low ohmic connecting to the external capacitance (Figure 12). This capacitance connection to the PAD needs to be the same as in the pullfirdac itself. The Metals used are:

- Capp needs to be connected in METTPL and METTP with a width of 29.1µm.
- Capn needs to be connected in METTPL, METTP and METAL3. Where METAL3 also is used to shield vref (capp). METTPL and METTP width is 10µm, spacing to capp is 3.45µm.

Power connections to PADS needs to be connected in the following metals:

- gnda in METTPL
- vdda\_1v8 in METT

The power-supply pins and capp, capn connections are placed 63um more to the inside of the IP-block. This is done to save area on toplevel. With a corner the connections can be route directly to the PADS and therefore the complete AXIOM\_PULLFIRDAC can move 63um in the reserved routing area and this will save area on toplevel. This is done on request of Devialet to save area where possible.




Figure 11 – Layout axiom\_xfabxp018\_pullfirdac




Figure 12 – Layout axiom\_xfabxp018\_pullfirdac detail view of supply pins and output pins

**Physical verification results**

Reports of the different runs can be found in the database in the subdirectory assura

**DRC results**

The following warnings are reported by Assura:

- Bulk should be contacted.

This warning is no issue. The IP makes use of deep-Nwell and therefore the substrate outside the deep-Nwell is not connected. This will be connected on chiplevel. The Pwell in the deep-Nwell of the analog and digital part is connected.

**DRC density results**

There are no density violations.

For the pullfirdac blocking layers are used. In the complete pullfirdac\_ana BlockAll is used. For the pullfirdac outputs Block METTP & METTPL is used.

**LVS results**

The following warnings are reported by assura:

- Bulk should be contacted.

This warning is no issue. The IP makes use of Deep-Nwell and therefore the substrate outside the deep-Nwell is not connected. This will be connected on chiplevel. The Pwell in the deep-Nwell of the analog and digital part is connected.

## Testability

| TESTMODE BITS<2:0> | TESTMODE NAME           | DTB_DIR BITS<1:0> | DTB DIRECTION | DESCRIPTION  |
|--------------------|-------------------------|-------------------|---------------|--|
| 000                | normal operation        | 11                | high-Z        | Default setting of testmode<2:0>: testmode disabled, DTB IO could be high-Z  |
| 001                | modulator bypass mono   | 11                | input         | mono mode of operation, both channels receive identical inputs<br>dtb_in_0 → data_inlp & data_inrp<br>dtb_in_1 → data_inln & data_inrn |
| 010                | modulator out           | 00                | output        | SD-PWM modulator stereo output routed to dtb_out<br>pwm_out_l → dtb_out_0<br>pwm_out_r → dtb_out_1                                     |
| 011                | modulator bypass stereo | 11                | input         | stereo mode of operation, data_inxn follows !data_inxp<br>dtb_in_0 → data_inlp<br>dtb_in_1 → data_inrp                                 |
| 100                | scan out stereo         | 00                | output        | FIR Filter stereo output routed to dtb_out<br>scan_outlp → dtb_out_0<br>scan_outrp → dtb_out_1   |
| 101                | scan out left           | 00                | output        | FIR Filter left output routed to dtb_out<br>scan_outlp → dtb_out_0<br>scan_outln → dtb_out_1   |
| 110                | scan out right          | 00                | output        | FIR Filter right output routed to dtb_out<br>scan_outrp → dtb_out_0<br>scan_outrn → dtb_out_1  |
| 111                | Not assigned            | 11                | input         | Not assigned   |

Table 7 – Digital input settings of testmode<2:0> to enable and select digital test modes routed to DTB

This section provides testability suggestions, which can be included in the industrial tests or used for validation purposes. The actual requirements with respect to test coverage and IP validation should be considered on product level in relation to the specific application requirements. Teledyne DALSA can be consulted with testability related questions and could assist in defining specific tests as required.

### Test control

Test pins are foreseen on the IP for integration and control on chip level.

- The digital test bus (DTB) can be used to control and read out the semi-digital reconstruction filter, which is the last part of the DAC containing the delay line (flipflops) and current sources. For more information on the test modes see Table 7
- As such, a test mode is available to bypass the PWM modulator and control the FIRDAC switches directly, see Table 7
- The DTB can also read out the PWM modulator bitstreams directly

- An analog test bus (ATB) is not required on this level since all relevant signals are available on the interface. An ATB is advised to be implemented on chip level in order to test and control the reference current and FIRDAC outputs directly without going through the power amplifier, but with the current ASIC architecture these nodes are already made available on external pins.

### Semi-digital reconstruction filter tests

The semi-digital filter consists of a delay line, built up from flipflops and a number of current sources and switches.

#### Scan chain tests

The flipflops in the semi-digital reconstruction filter are placed in a delay line configuration. This automatically enables scan chain tests ensuring correct functionality of the flipflops, like scan continuity and stuck-at faults. Although a scan chain test bus is not implemented, similar tests are possible through the DTB.

### **DAC current sources**

The individual DAC current sources could also be tested by using the scan chain controlling the flipflops steering the switches on top of the current sources. This scan chain can be accessed by the DTB (or directly when the digital IP is placed on an FPGA and thus omitted on the ASIC). Tests that can be performed are for example

1. Impulse response test:  
With a lonely one (or a lonely zero) as digital input of the scan chain each current source is sequentially switched towards one of the outputs (depending on the lonely one or zero). The resulting output current at the single ended output (not differentially) will show each individual current source value in time (every clock cycle the next current source is enabled). Basically the impulse response of the FIR-filter is measured during this test. When a current source is faulty this could be detected.
2. Difference test between both channels:  
Since the individual current sources in the FIR-filter, especially the smallest (first and last) coefficients, can be quite small in absolute value it might be better to measure the difference of both channels. If both FIRDACs input signals are inverted and the outputs are shorted, the individual current sources will cancel each other. This way both FIRDAC current sources can be tested at the same time (saving test time by a factor two) and a single comparator or ADC could detect faulty current sources. Without failing taps the mismatch between both FIRDACs is measured at the differential output. With a failing tap the differential output will be much larger and thus easily detected.

3. Thermal noise measurement:  
When an idling bitstream, alternating ones and zeros, is presented at the input of the scan chain the differential output can be measured on thermal noise performance.
4. SINAD / SNR / DR measurements:  
By generating bitstream (e.g. with the PWM modulator in matlab) different input signals can be provided without the use of the actual PWM modulator. When a full scale sine, or a -60dB input sine is applied the performance figures can be measured on the “analog” part of the PULLFIRDAC.

### **Functional tests**

A combined and straight forward way of testing the AXIOM\_PULLFIRDAC would be to test the complete signal path, which could even be extended to the complete ASIC.

1. Noise floor measurement:  
Applying zero input to the PULLFIRDAC also enables a noise floor measurement. The thermal noise floor should be low and constant from sample to sample
2. Full scale input measurement:  
Applying the maximum input signal to the PULLFIRDAC enables a SINAD measurement, showing the distortion products

### **References**

- [PHIL1986] Philips Semiconductors, “I<sup>2</sup>S bus specification”, <http://en.wikipedia.org/wiki/I%C2%B2S>, February 1986
- [PCM1794A] Texas Instruments, “PCM1794A, 24bit, 192kHz sampling, advanced segment, audio stereo digital-to-analog converter datasheet”, November 2006

## Revision History

| REVISION | DATE       | REASON FOR REVISION  |
|----------|------------|--|
| F1       | 2014-10-21 | First final version accompanying the study report, will be updated during design wrt interfacing when the implementation choice of the digital content is made (FPGA vs. ASIC integration)   |
| F2       | 2015-03-27 | Final version for IP delivery  |
| F3       | 2015-04-24 | Updated final version for IP delivery<br>Updates after internal reviews:<br>Added condition (footnote) on I <sub>PDD</sub> specification (p2)<br>Added "Estimate by ..." footnote on I <sub>PDD</sub> and I <sub>DDD</sub> specs (p2)<br>Updated BO specification+footnote (p3)<br>Updated R <sub>P</sub> specification (p3)<br>Emphasized operating conditions for requirements on t <sub>CTS</sub> (p9-10)<br>Added start-up behavior info to integration requirements (p11)<br>Updated R <sub>f</sub> specification (p3) and corrected for digital gain, marked other specs that need to be double checked<br>Updated I <sub>PDA</sub> specification (p2)<br>Added note to PSR (p4) |
| F4       | 2015-05-20 | Updated t <sub>CTS</sub> max values (considering clocked delay in clock-crossing circuitry) and description (p9-10)  |
| F5       | 2016-01-23 | Version for second IP delivery. In this version the digital is moved to digital of Devialet and temperature coefficient of the reference diode and output current is improved  |

Table 8 – Document revision history



**For more information about Teledyne DALSA  
visit our Web Site at**

**<http://www.teledynedalsa.com/semi/mixed-signal/>**

**or contact us at**

**Teledyne DALSA Enschede  
Colosseum 28  
7521 PT Enschede  
the Netherlands  
+31 (0)53-7990700  
[info.enschede@teledyne.com](mailto:info.enschede@teledyne.com)**

Information relating to products and circuits furnished herein by Teledyne DALSA B.V. or its subsidiaries ("Teledyne DALSA") is believed to be reliable. However, Teledyne DALSA assumes no liability for errors that may appear in this document, or for liability otherwise arising from the application or use of any such information which may result from such application or use. The products, their specifications and the information appearing in the document are subject to change by Teledyne DALSA without notice. Trademarks and registered trademarks are the property of their respective owners.

© 2017 Teledyne DALSA B.V. - All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE