# A 36×48mm<sup>2</sup> 48M-pixel CCD imager for professional DSC applications

Erik-Jan P. Manoury, Wilco Klaassens, Harry C. van Kuijk, Louis H. Meessen, Agnes C. Kleimann, Erik W. Bogaart, Inge M. Peters, Holger Stoldt, Mesut Koyuncu, Jan T. Bosiers

DALSA Professional Imaging,

High Tech Campus 27, 5656 AE Eindhoven, The Netherlands

e-mail <u>Erik-Jan.Manoury@DALSA.com;</u> phone +31-40-259 9054; fax + 31-40-259 9005

# Abstract

A 48M-pixel,  $6k \times 8k$ ,  $36 \times 48mm^2$  full-frame CCD imager was developed for professional digital SLR cameras and digital camera backs. Compared to the previous generation CCD, the pixel area was reduced by 30% from  $7.2 \times 7.2 \mu m^2$  to  $6.0 \times 6.0 \mu m^2$  to meet the demands for higher resolution. Still, by improvements in technology and design, the SNR under identical exposure conditions was increased by 30%.

### Introduction

High resolution, large optical format, excellent highlight handling, 12bit (72dB) dynamic range, excellent 'raw' image quality, and compatibility with wide-angle lenses with chief ray angles up to 35° are the major requirements for imagers for professional, top-end DSC applications.

A performance summary of our previous  $36 \times 48 \text{mm}^2$ 7.2×7.2µm<sup>2</sup> 33M-pixel CCD (similar to the 28M-pixel CCD presented in [1]), and a competition benchmark [2] are summarized in Table 1.

This paper will present the advancements in design and technology required to develop a  $36 \times 48 \text{mm}^2 48 \text{M-pixel CCD}$  with  $6.0 \times 6.0 \mu \text{m}^2$  pixels with improved imager performance.

## **Sensor Development**

## **Development** Goals

To meet the performance requirements for this next-generation imager, we introduced the following changes in our design, technology, and sensor operation:

- Four-phase pixel optimization for high charge capacity with two integrating gates and two blocking gates ('two-two') instead of a conventional 'three-one' approach;
- (2) Improvement of QE by integrating an anti-reflective nitride layer on the poly-silicon gate electrodes;

- (3) Application of gap-less microlenses on top of the RGB color filter pattern, optimized for wide angular response and low color cross-talk;
- (4) Reduction of output amplifier noise.

	<sup>1</sup> Previous work [1]	Benchmark [2]	Units
Image size	36×48	36×48	mm <sup>2</sup>
Resolution	33	39	M-pixel
Pixel size	7.2×7.2	6.8×6.8	$\mu m^2$
Max. pixel charge	60,000	66,000	electrons
Microlenses	no	no <sup>2</sup>	-
QE (B-G-R)	15 - 21 - 25	16 - 23 - 18	%
Conversion factor	40	24.5	μV/e <sup>-</sup>
Amplifier noise (after CDS)	17	15	electrons
Dynamic range	70	73	dB
Number of outputs	4	2	-
Max. pixel rate	100	48	MHz
Dark current @ 25°C	4	2	pA/cm <sup>2</sup>

<sup>1</sup> Similar to the 28M-pixel CCD

<sup>2</sup> Microlenses could be applied only on the smaller 31M 44x33mm<sup>2</sup> device for less demanding applications with smaller maximum chief ray angles

Table 1. Overview of previous-generation CCD imager and competition benchmark

# Sensor Architecture

Fig. 1 shows the basic concept of the new CCD imager and Fig. 2 shows previous and new pixel structures. Because the size of the imager exceeds by far the maximum size of single exposures for the lithographic equipment, stitching was used to build the imager using 'building blocks'.




Fig. 2. Previous (top) and new (bottom) pixel; top view (left) and cross section perpendicular to columns (right)

#### Pixel optimization

The previous  $7.2 \times 7.2 \mu m^2$  pixel was operated with three integrating gates and one blocking gate to achieve a high maximum charge capacity and sensitivity, Fig 3a. When shrinking the pixel size, the drawback of this concept is that

the length of the blocking gate becomes too short to combine high charge capacity with vertical anti-blooming: the barrier to the neighboring pixel tends to become smaller than the barrier to the substrate, resulting in blooming, Fig. 3b. Increasing the n-substrate voltage could solve this problem, but at the expense of maximum charge capacity. A better solution is to optimize the pixel doping profiles and operating voltages for two blocking gates and two integrating gates, Fig. 3c. This results in a maximum charge capacity of 55,000 electrons without compromising transfer efficiency, anti-blooming or electronic shutter performance.




Fig. 3. Effect of short blocking gate on vertical anti-blooming performance

# Improvement of Quantum Efficiency

The transparent membrane gate technology used to manufacture these imagers [3] was improved by integrating a nitride layer on top of the poly-silicon electrodes. The better matching of refractive indices results in an improvement of the QE up to 40%, depending on wavelength, as shown in Fig.4. To integrate the extra nitride layer some technological

challenges had to be overcome for the poly-silicon electrode contact technology due to increased complexity. By proper implementation of this technology, this nitride layer has no impact on the dark current performance.




Fig. 4. Improvement in QE by integration of nitride layer

## **Optimization of Microlenses**

In a next step to increase the QE, gap-less microlenses consisting of reflowed resist covered with a topcoat layer [4] were applied for the first time on imagers for this kind of professional application. Angular response is essential for professional DSC applications using interchangeable lenses with chief ray angles up to 35°. A high angular response with limited cross-color was maintained by the low stack height of the CCD technology (2.5µm from gate dielectric to bottom of color filters) and by carefully adjusting the microlens curvature for correct focus. Fig.5 compares the angular response of a  $7.2 \times 7.2 \,\mu\text{m}^2$  pixel without microlens with the new  $6.0 \times 6.0 \mu m^2$  pixel with microlens. As can be seen, the response normalized to normal incidence is still 73% at 35°. Fig. 6 shows the QE of previous and new pixels. From these results one can also conclude that the effect of a smaller pixel size with two integrating gates is more than compensated by the use of nitride and microlenses.

#### Amplifier Noise Reduction

By improving the first stage of the triple-source follower amplifier, the readout noise at 25MHz pixel frequency was decreased from 17e- noise to 11e- noise after CDS. The bandwidth was maintained at 125MHz, required for good color separation. The noise-bandwidth plot is shown in Fig. 7. With a maximum charge capacity of 55,000 electrons, a dynamic range of 74dB is achieved, exceeding the requirement (72dB).






Fig. 5 Angular response (green pixels, white light) of previous 7.2µm pixel without microlens and new 6.0µm pixel with microlens and nitride








Fig. 7 Noise-bandwidth plot of CCD amplifier

#### Summary

Table 2 compares the performance of the new 48M imager with a competitive 50M imager announced in summer 2008 [5]. The increase in QE (QE×1.7 in Green) and reduction in amplifier noise (Noise×0.65) more than compensate for the

30% shrink in pixel size; resulting in a 30% increased maximum ISO sensitivity. Fig. 8 is a SEM topview photo of a partially de-processed device, Fig. 9 shows an image captured with this CCD.

In conclusion, we demonstrated that by improvements in design, technology and operation a 48M-pixel CCD imager for very demanding professional applications was made that shows a significantly improved imaging performance in spite of the 30% reduced pixel size.

	Previous work [1]	New Bench- mark [5]	This work	Units
Image size	36×48	37×49	36×48	mm <sup>2</sup>
Resolution	33	50	48	M-pixel
Pixel size	7.2×7.2	6.0×6.0	6.0×6.0	$\mu m^2$
Micro-lenses	No	No	Yes	-
Max.charge	60,000	41,000	55,000	electrons
QE (B-G-R)	15-21-25	20-20-15	22-35-41	%
Angular response (35°)	72	n.a.	73	% of norm. incidence
Conversion factor	40	31	37	μV/e <sup>-</sup>
Amp. noise (after CDS)	17	12.5	11	electrons
Dynamic range	71	70	74	dB
# outputs	4	4	4	-
Max. pixel rate	100	72	100	MHz
Dark current	4	2	4	pA/cm <sup>2</sup> @ 25°C

Table 2. Performance comparison between previous generation CCD imagers and this work

# Acknowledgements

The authors like to thank their colleagues at DALSA Professional Imaging and DALSA Semiconductor for their valuable contributions to this work, especially F. Polderdijk, W. de Laat and R. Frost.




Fig. 8. SEM topview photograph of pixel of partially de-processed device



Fig. 9. Image obtained with new 48M imager

#### References

[1] "A 28M-pixel large area full frame CCD with 2x2 on-chip RGB charge-binning for professional digital still imaging", Cees Draijer et al., IEDM Technical Digest, 2005

[2] "31 Mp and 39 Mp full-frame CCD image sensors with improved charge capacity and angle response", E. Meisenzahl et al., Proc. SPIE Vol. 6069, 2006

[3] "A low dark current double membrane poly-Si FT-technology for 2/3inch 6M pixel CCD imagers", H. Peek et al., IEDM Technical Digest, 1999

[4] "Frame transfer CCDs for digital still cameras: concept, design, and evaluation", Jan T. Bosiers et al., IEEE T-ED Vol. 49, no. 3, 2002

[5] http://www.kodak.com/global/en/business/ISS/ Products/ Fullframe/